Journal of Applied Sciences ›› 2005, Vol. 23 ›› Issue (3): 274-277.
• Articles • Previous Articles Next Articles
CHEN Hong-wei, WU Jian-hui
Received:
Revised:
Online:
Published:
Abstract: A new sample-and-hold circuit based on an operational amplifier is described in this paper.It is useful to solve the conflict between speed and DC gain of an amplifier in a high-speed and high-resolution sample-and-hold circuit by using a speed compensation circuit.The circuit was simulated by 0.35 μm CMOS technology.The sample rate is higher than 70 MHz per second and the resolution is 10 bits.
Key words: analog-to-digital converter, sample-and-hold, Op Amp
CLC Number:
TN431.1
CHEN Hong-wei, WU Jian-hui. A New High-Speed and High-Resolution Sample-and-Hold Circuit[J]. Journal of Applied Sciences, 2005, 23(3): 274-277.
0 / / Recommend
Add to citation manager EndNote|Reference Manager|ProCite|BibTeX|RefWorks
URL: https://www.jas.shu.edu.cn/EN/
https://www.jas.shu.edu.cn/EN/Y2005/V23/I3/274
