用于卫星载荷数据传输总线的终端IP核设计

doi:10.3969/j.issn.0255-8297.2021.02.005

应用科学学报 ›› 2021, Vol. 39 ›› Issue (2): 232-240.doi: 10.3969/j.issn.0255-8297.2021.02.005

• 通信工程 • 上一篇

用于卫星载荷数据传输总线的终端IP核设计

刘文婷, 万小磊, 徐楠, 杨童, 陈亮亮

中国空间技术研究院通信与导航卫星总体部, 北京 100094

收稿日期:2019-03-19 发布日期:2021-04-01
通信作者: 刘文婷,硕士,研究方向为通信测控和综合电子总体设计。E-mail:wondering1987@126.com E-mail:wondering1987@126.com
基金资助:
国家科技重大专项（No.2017ZX01013101-003）资助

Design of the RT IP Core for Satellite Payload Data Bus

LIU Wenting, WAN Xiaolei, XU Nan, YANG Tong, CHEN Liangliang

Institute of Telecommunication and Navigation Satellites, China Academy of Space Technology, Beijing 100094, China

Received:2019-03-19 Published:2021-04-01

摘要/Abstract

摘要： 根据通信卫星有效载荷数据传输总线协议及其工作原理，提出了一种总线终端IP（intellectual property）核的设计及验证方法，该IP核由总线接口模块、时钟分频模块、协议处理模块、数据采集模块等组成，其设计和研制具有自主知识产权。该IP核完成了模块仿真验证、芯片系统仿真验证和FPGA（field programmable gate array）验证并已流片成功，验证结果表明：该IP核设计功能全面、资源占用少、可靠性高，可应用于通信卫星地检验证设备或者直接应用于卫星有效载荷设备中，支持通信卫星有效载荷数据传输总线的测试。

关键词: 通信卫星, 载荷数据传输总线, IP核, 总线终端, FPGA验证

Abstract: Based on serial bus protocol, a remote terminal IP (intellectual property) core for satellite payload data bus is proposed. The IP core is composed of bus interface module, frequency divider module, protocol processing module and data collecting module. The IP core design is tested and verified by functional simulation and FPGA (field programmable gate array) test, and has been taped out successfully. Test results indicate that the designed IP core has good performance in capability, reliability and less resource occupancy. It can be used for testing the payload data bus in satellite systems or in verification equipment of satellite systems.

Key words: communication satellite, payload data bus, IP (intellectual property) core, remote terminal, FPGA (field programmable gate array) test

中图分类号:

V443

刘文婷, 万小磊, 徐楠, 杨童, 陈亮亮. 用于卫星载荷数据传输总线的终端IP核设计[J]. 应用科学学报, 2021, 39(2): 232-240.

LIU Wenting, WAN Xiaolei, XU Nan, YANG Tong, CHEN Liangliang. Design of the RT IP Core for Satellite Payload Data Bus[J]. Journal of Applied Sciences, 2021, 39(2): 232-240.

参考文献

[1] 陈宜元. 卫星工程系列丛书-通信卫星有效载荷技术[M]. 北京:宇航出版社, 2007.
[2] 徐楠, 李东, 魏强, 等. 同步串行总线在通信卫星转发器中的应用[J]. 航天器工程, 2014, 23(6):61-68. Xu N, Li D, Wei Q, et al. Application of synchronous serial bus in communications satellite transponder[J]. Spacecraft Engineering, 2014, 23(6):61-68. (in Chinese)
[3] 徐楠. 一种用于有效载荷分系统数据传输的总线:201120326416.4[P]. 2012-05-09.
[4] 刘文松. SoC设计和测试技术:理论与实践[M]. 南京:东南大学出版社, 2016.
[5] 吴松龄. IP核技术在航天系统的发展与展望[J]. 航天标准化, 2012(2):1-4. Wu S L. Development and prospect of IP core technology in aerospace system[J]. Aerospace Standardization, 2012(2):1-4. (in Chinese)
[6] Gerard O, Berger G. Eurostar E3000 in-flight experience[C]//24th AIAA International Communications Satellite Systems Conference (ICSSC). San Diego, California, 2006.
[7] Pasquet J M. SPACEBUS 4000 avionics:key features and first flight return[C]//24th AIAA International Communications Satellite Systems Conference (ICSSC). San Diego, California, 2006.
[8] Jae-Dong C, Jong-Seok P, Koon-Ho Y. A study for payload interface design of GEO satellite[C]//International Telecommunications Energy Conference 2009. New York:IEEE, 2009.
[9] 周莉, 安军社, 谢彦. 基于ASIC技术的1553B IP核的设计[J]. 空间科学学报, 2014, 34(1):127-136. Zhou L, An J S, Xie Y. Design of a 1553B IP Core Based on ASIC Technology[J]. Chinese Journal of Space Science, 2014, 34(1):127-136. (in Chinese)
[10] 张阿宁, 赵萍. 基于FPGA的正交数控振荡器(NCO)的设计与实现[J]. 电子设计工程, 2011, 19(17):149-152. Zhang A N, Zhao P. Design and implementation of orthogonal numerical control oscillator (NCO) based on FPGA[J]. Electronic Design Engineering, 2011, 19(17):149-152. (in Chinese)
[11] 祝耀昌. 可靠性试验及其发展综述[J]. 航天器环境工程, 2007, 24(5):261-269. Zhu Y C. Reliability tests and their developments[J]. Spacecraft Environment Engineering, 2007, 24(5):261-269. (in Chinese)
[12] 葛芬, 吴宁. 功耗优化的片上网络协同映射[J]. 应用科学学报, 2008, 26(6):606-612. Ge F, Wu N. Co-mapping algorithm for network on chip with optimal power consumption[J]. Journal of Applied Sciences, 2008, 26(6):606-612. (in Chinese)
[13] 郑庆伟, 周武, 余跃. 航天IP核的自主设计、评测关键技术研究[J]. 航天标准化, 2012(2):9-11, 15. Zheng Q W, Zhou W, Yu Y. Research on key technologies of autonomous design and evaluation of aerospace IP core[J]. Aerospace Standardization, 2012(2):9-11, 15. (in Chinese)
[14] 周密, 金惠华, 尚利宏, 等. 1553B总线协议IP核设计与实现[J]. 电子器件, 2007, 30(1):334-338. Zhou M, Jin H H, Shang L H, et al. Design and implement an IP-core for multiplex data bus 1553B[J]. Chinese Journal of Electron Devices, 2007, 30(1):334-338. (in Chinese)
[15] 万小磊, 刘文婷. 一种有效载荷数据传输总线终端:201320448032.9[P]. 2014-02-19.

用于卫星载荷数据传输总线的终端IP核设计

Design of the RT IP Core for Satellite Payload Data Bus

PDF

可视化

摘要/Abstract

引用本文

使用本文

参考文献

相关文章 0

编辑推荐

Metrics

本文评价