Journal of Applied Sciences ›› 2005, Vol. 23 ›› Issue (2): 183-186.
• Articles • Previous Articles Next Articles
XIA Wei-yi, WU Jian-hui
Received:
Revised:
Online:
Published:
Abstract: A low distortion, high speed switched capacitor sample and hold circuit has been designed.A novel bootstrapped switch is used to degrade the nonlinearity and the method to decrease the settling time of the amplifier is proposed.The simulation shows that it achieves more than 70 dB linearity at a sampling rate of 40 MHz.
Key words: nonlinearity, bootstrapped switch, switched-cap sample/hold circuit, total harmonic distortion
CLC Number:
TP2
XIA Wei-yi, WU Jian-hui. The Design of Low Distortion High Speed Sample/Hold Circuit[J]. Journal of Applied Sciences, 2005, 23(2): 183-186.
0 / / Recommend
Add to citation manager EndNote|Reference Manager|ProCite|BibTeX|RefWorks
URL: https://www.jas.shu.edu.cn/EN/
https://www.jas.shu.edu.cn/EN/Y2005/V23/I2/183