Journal of Applied Sciences ›› 2005, Vol. 23 ›› Issue (2): 183-186.

• Articles • Previous Articles     Next Articles

The Design of Low Distortion High Speed Sample/Hold Circuit

XIA Wei-yi, WU Jian-hui   

  1. National ASIC System Engineering Research Center, Southeast University, Nanjing 210096, China
  • Received:2004-04-19 Revised:2004-06-18 Online:2005-03-31 Published:2005-03-31

Abstract: A low distortion, high speed switched capacitor sample and hold circuit has been designed.A novel bootstrapped switch is used to degrade the nonlinearity and the method to decrease the settling time of the amplifier is proposed.The simulation shows that it achieves more than 70 dB linearity at a sampling rate of 40 MHz.

Key words: nonlinearity, bootstrapped switch, switched-cap sample/hold circuit, total harmonic distortion

CLC Number: