应用科学学报 ›› 2005, Vol. 23 ›› Issue (2): 183-186.

• 论文 • 上一篇    下一篇

低失真与高速采样保持电路的设计

夏威夷, 吴建辉   

  1. 东南大学国家专用集成电路系统工程技术研究中心, 江苏南京 210096
  • 收稿日期:2004-04-19 修回日期:2004-06-18 出版日期:2005-03-31 发布日期:2005-03-31
  • 作者简介:夏威夷(1978-),女,黑龙江绥化人,硕士,E-mail:hawaii78@sohu.com
  • 基金资助:
    国家863计划项目资助(2002AA1Z1230)

The Design of Low Distortion High Speed Sample/Hold Circuit

XIA Wei-yi, WU Jian-hui   

  1. National ASIC System Engineering Research Center, Southeast University, Nanjing 210096, China
  • Received:2004-04-19 Revised:2004-06-18 Online:2005-03-31 Published:2005-03-31

摘要: 设计了一种低失真、高速的开关电容采样保持电路,采用了新型的bootstrapped开关来降低由于开关引入的非线性,并提出了减小放大器的建立时间以减小运算放大器引入的非线性的方法.仿真结果表明在采样速度为40 MHz时,该电路可以得到大于70 dB的线性.

关键词: 非线性, 开关电容采样保持电路, 总谐波失真, bootstrapped开关

Abstract: A low distortion, high speed switched capacitor sample and hold circuit has been designed.A novel bootstrapped switch is used to degrade the nonlinearity and the method to decrease the settling time of the amplifier is proposed.The simulation shows that it achieves more than 70 dB linearity at a sampling rate of 40 MHz.

Key words: nonlinearity, bootstrapped switch, switched-cap sample/hold circuit, total harmonic distortion

中图分类号: